

METHOD AND SYSTEM FOR DETECTING STATE OF DISC DRIVE

BACKGROUND OF THE INVENTION

5 This application claims priority to Korean Patent Application No. 2003-28599, filed on May 6, 2003, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference.

1. Field of the Invention

10 The present invention relates to a method and system for a disc drive, and more particularly, to a method and system for detecting a state of the disc drive, that is master(MA) or slave(SL), even without a jumper.

2. Description of the Related Art

15 A disc drive 100, such as a CD-ROM drive, a DVD-ROM drive, or a hard disc drive, includes setting pins 102 indicating a master (MA), a slave (SL), or a cable select (CSEL) state. FIG. 1 is a back view of a disc drive showing a connector pin of the disc drive.

20 As shown in FIG. 1, the disc drive 100 generally includes an audio output terminal 101, MA/SL/CSEL setting pins 102, an interface terminal 103, and a power source input terminal 104.

25 The audio output terminal 101 is connected to an audio signal input terminal of a sound card, and the MA/SL/CSEL setting pins 102 are used for setting the disc drive 100 in one of the MA, the SL, or the CSEL state. The interface terminal 103 is typically formed of 40 pins and is used for transmitting control signals and data between the disc drive 100 and a host (not shown). Although it is not shown, a pin 28 of the interface terminal 103 is internally connected to a pin 46 of the MA/SL/CSEL setting pins 102. The power source input terminal 104 is formed of two grounding pins, a 5V power supply pin, and a 12V power supply pin.

30 FIG. 2 is a magnified drawing of a setting pin to set a disc drive in one of a master (MA), a slave (SL), and a cable select (CSEL) state, and FIG. 3 is a detection circuit diagram of a disc drive according to prior art.

 As shown in FIG. 2, in a case where a jumper 102-1 is linked to MA pins 41 and 42 among the MA/SL/CSEL setting pins 102 in instance (a) of FIGS. 2 and 3,

the pins 41 and 42 in FIG. 3 are in a low (or grounded) state. In this case, a low signal is output to a micom (not shown) in a host, and the disc drive 100 is detected as a MA drive.

5 In addition, in a case where the jumper 102-1 is linked to SL pins 43 and 44 among the MA/SL/CSEL setting pins 102 in instance (b) of FIGS. 2 and 3, the SL pins 43 and 44 in FIG. 3 are in a high state (+Vcc). In this case, a high signal is output to the micom (not shown) in the host, and the disc drive 100 is detected as a SL drive.

10 Furthermore, in a case where the jumper 102-1 is linked to CSEL pins 45 and 46 among the MA/SL/CSEL setting pins 102 in instance (c) of FIGS. 2 and 3, the CSEL pins 45 and 46 in FIG. 3 are in one of the high and low states according to a CSEL signal input from a pin 28 of the interface terminal 103. In this case, one of high and low signals is output to the micom (not shown) in the host, and the disc drive 100 is detected as one of the MA and SL drive.

15 In communications between the disc drive 100 and the host, the state of the disc drive 100, whether it is in the MA or SL state, is decided according to the place where the jumper 102-1 is linked. However, if the jumper 102-1 is improperly linked due to a user's mistake or the jumper is lost, it is impossible or almost impossible to detect the state of the disc drive 100. Namely, the jumper 102-1 is an essential
20 element in this situation.

In FIG. 3, resistance R32 is added so that the disc drive 100 may be detected without the jumper 102-1. However, if the resistance R32 is shorted, an error occurs when detecting the state of the disc drive 100, especially when detecting the state of two disc drives. That is, when two disc drives are linked to the CSEL pin, one of the
25 MA and SL drive can be detected; however when the two disc drives are not linked via the jumper, an error occurs when checking the state of the disc drives.

An example application for the above method of detecting the disc drive is disclosed in U.S. Patent No. 5,796,684.

30 Thus, a mechanism is desired for reliably detecting the state of the disc drive even when the jumper is not present because a user fails to set the jumper or when the jumper is missing.

SUMMARY OF THE INVENTION

The present invention provides such a reliable method and system for detecting a disc drive, whether it is in a master (MA) or slave (SL) state, when a jumper is open due to a user's mistake or because the jumper is missing.

5 In a method and system for detecting a state of a disc drive, a cable select signal is input from a host. The cable select signal is gated to determine the state of the disc drive when a jumper is set to indicate that the disc drive is in a cable select state or when the jumper is missing.

10 The jumper that is not missing is set to indicate whether the disc drive is in a master state, a slave state, or the cable select state. In an example embodiment of the present invention, at least one buffer within a cable select detection circuit is turned on to couple the cable select signal to a logic mismatching gate having an output that indicates the state of the disc drive.

15 In a further embodiment of the present invention, the cable select signal is prevented from determining the state of the disc drive when the jumper is set to indicate that the disc drive is in the master state or the slave state. In an example embodiment of that case, at least one buffer is turned off for uncoupling the cable select signal from an output that indicates the state of the disc drive.

20 In yet another embodiment of the present invention, a first logic level is output for indicating that the disc drive is in the master state when the jumper is set to indicate that the disc drive is in the master state. Further in that case, a second logic level is output for indicating that the disc drive is in the slave state when the jumper is set to indicate that the disc drive is in the slave state.

25 In an example embodiment of the present invention, a first buffer within a master detection circuit is turned on to output the first logic level when the jumper is set to indicate that the disc drive is in the master state. Also in that embodiment, a second buffer within a slave detection circuit is turned on for causing the logic mismatching gate to output the second logic level when the jumper is set to indicate that the disc drive is in the slave state.

30 In this manner, gates such as buffers and logic gates are used for reliably detecting the state of the disc drive from the cable select signal even when the jumper is open due to user error or because the jumper is missing. On the other hand, the jumper that is present dictates the state of disc drive when the jumper is set to indicate that the disc drive is in the master state or the slave state.

Furthermore, the cable select signal is used to dictate the state of the disc drive when the jumper is present and is set to indicate that the disc drive is in the cable select state.

5

BRIEF DESCRIPTION OF THE DRAWINGS

The above and other features and advantages of the present invention will become more apparent by describing in detail exemplary embodiments thereof with reference to the attached drawings in which:

FIG. 1 is a back view of a disc drive showing a connector pin of the disc drive;

10

FIG. 2 is a magnified drawing of a setting pin to set a disc drive in a master (MA), a slave (SL), or a cable select (CSEL) state;

FIG. 3 is a detection circuit diagram of a disc drive according to prior art;

FIG. 4 is a detection circuit diagram of a disc drive according to an embodiment of the present invention; and

15

FIG. 5 is a flow chart illustrating a method of detecting a disc drive according to an embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

20

The present invention will now be described more fully with reference to the attached drawings, in which exemplary embodiments of the invention are shown.

25

FIG. 4 shows components of a disc drive detection circuit according to an embodiment of the present invention. The disc drive detection circuit of Fig. 4 may form part of a disc drive or may be placed apart from the disc drive, for detecting the state of the disc drive. Referring to FIG. 4, the disc drive detection circuit comprises a master (MA) detection circuit 400 including a first buffer 400-1 and a slave (SL) detection circuit 401 including a second buffer 401-1 and a logic mismatching gate 401-2. The disc drive detection circuit of Fig. 4 also comprises a cable select (CSEL) detection circuit 402 including an inverter 402-1, a third buffer 402-2, and a fourth buffer 402-3.

30

The operation of the disc drive detection circuit will be explained in detail with reference to FIGS. 1, 2, and 4. In addition, the disc drive detection circuit of Fig. 4 operates generally according to the flow-chart of the steps of Fig. 5, according to one example embodiment of the present invention.

Generally, when the output node (i.e., the node near the MICOM label in Fig. 4) of the disc drive detection circuit of Fig. 4 outputs a low state, a micom (not shown) in a host detects the disc drive 100 as a master (MA) drive. Alternatively, when the output node of the disc drive detection circuit of Fig. 4 outputs a low state, the micom in the host detects the disc drive 100 as a slave (SL) drive.

First, consider the case when the jumper 102-1 is linked to MA pins 41 and 42 (step 500 of Fig. 5), which make up a first input terminal, among MA/SL/CSEL setting pins 102 in instance (a) of FIG. 2. In that case, the jumper 102-1 is set to indicate that the disc drive is in the master state. Also in that case, the MA pins 41 and 42 are in the low (or grounded) state in Fig. 4, and power from a voltage supply Vcc is completely consumed in resistance R42.

Also in that case with the MA pins 41 and 42 grounded, the first buffer 400-1 is turned on to output a jumper signal that is the low state to the micom (not shown) in the host. The micom also generates the cable select signal CSEL that is input by the cable select detection circuit 402 at the input node labeled CSEL in Fig. 4. However, because the control signal reaching the third buffer 402-2 is in the low state, the third buffer 402-2 is turned off. With the third buffer 402-2 being turned off, the cable select signal CSEL is uncoupled from the mismatching gate 401-2 and thus from the output of the disc drive detection circuit of Fig. 4. Note that the output of the disc drive detection circuit of Fig. 4 is the node coupling the outputs of the mismatching gate 401-2 and the first buffer 400-1.

Accordingly, the cable select signal CSEL has no affect on the output of the disc drive detection circuit of Fig. 4 (step 501 of Fig. 5). Furthermore, the micom detects the disc drive 100 as the MA drive (step 501 of Fig. 5) since the output of the disc drive detection circuit of Fig. 4 is maintained to be at a first logic level (i.e., the low state) when the jumper 102-1 links the MA pins 41 and 42 to the low state.

Second, consider the case when the jumper 102-1 is linked to SL pins 43 and 44 (step 502 of Fig. 5), which make up a second input terminal, among the MA/SL/CSEL setting pins 102 in instance (b) of FIG. 2. In that case, the SL pins 43 and 44 are in the low (or grounded) state, and power from the voltage source Vcc is completely consumed in resistance R41.

Also in that case, the second buffer 401-1 is turned on to output the jumper signal that is at the low state to the logic mismatching gate 402-1. The logic mismatching gate 401-2 which is a NOR gate inputs the low signal output from the

second buffer 401-1 and the low signal of the SL pin 44 and outputs the high signal to the micom.

The micom also generates the cable select signal CSEL that is input by the cable select detection circuit 402 at the input node labeled CSEL in Fig. 4. However, because the control signal reaching the fourth buffer 402-3 is low, the fourth buffer 402-3 is turned off. With the fourth buffer 402-3 being turned off, the cable select signal CSEL is uncoupled from the mismatching gate 401-2 and thus from the output of the disc drive detection circuit of Fig. 4.

Accordingly, the cable select signal CSEL has no affect on the output of the disc drive detection circuit of Fig. 4 (step 503 of Fig. 5). Furthermore, the micom detects the disc drive 100 as the SL drive (step 503 of Fig. 5) since the output of the disc drive detection circuit of Fig. 4 is maintained to be at a second logic level (i.e., the high state) when the jumper 102-1 links the SL pins 43 and 44 to the low state.

Third, consider the case when the jumper 102-1 is linked to CSEL pins 45 and 46 (step 504 of Fig. 5), which make up a third input terminal, among the MA/SL/CSEL setting pins 102 in instance (c) of FIG. 2. In that case, the CS pins 45 and 46 are in one of the low and high states, depending on the CSEL signal transmitted from the micom.

If the CSEL signal transmitted from the micom is in the low state, the inverter 402-1 inverts the low signal and outputs it as the high signal. Since the jumper 102-1 is linked to CSEL pins 45 and 46, the control signals to the third and fourth buffers 402-2 and 402-3 are each in the high state such that the third and fourth buffers 402-2 and 402-3 are turned on.

Accordingly, the high signal as an output signal of the inverter 402-1 is coupled to the logic mismatching gate 401-2 via the third buffer 402-2 and the fourth buffer 402-3 that are turned on. The logic mismatching gate 401-2 which is a NOR gate inputs the high signal as output by the fourth buffer 402-3 and the low (or grounded) signal of the SL pin 44 to output the low signal. Therefore, when the CSEL signal transmitted from the micom is the low signal, the disc drive 100 is detected as the MA drive (step 505 of Fig. 5).

Alternatively, when the CSEL signal transmitted from the micom is in the high state, the inverter 402-1 inverts the high signal and outputs it as the low signal. Since the jumper 102-1 is linked to CSEL pins 45 and 46, the control signals to the

third and fourth buffers 402-2 and 402-3 are each in the high state such that the third and fourth buffers 402-2 and 402-3 are turned on.

Accordingly, the low signal as the output signal of the inverter 402-1 is input to the logic mismatching gate 401-2 via the third buffer 402-2 and the fourth buffer
5 402-3 that are turned on. The logic mismatching gate 401-2 which is a NOR gate inputs the low signal as output by the fourth buffer 402-3 and the low (or grounded) signal of the SL pin 44 and outputs the high signal. Therefore, when the CSEL signal transmitted from the micom is the high signal, the disc drive 100 is detected as the SL drive (step 505 of Fig. 5).

10 Next, consider the case of the jumper 102-1 being lost or the jumper 102-1 being not linked to any setting pin among the MA/SL/CSECL setting pins 102 (step 506 of Fig. 5). In that case, the CSEL detection circuit 402 operates. The pin 28 of the interface terminal 103 is linked to the CS pin 46 among the MA/SL/CSEL setting pins 102, and thus, the CSEL signal is still input by the CSEL detection circuit 402
15 without the linkage of the jumper 102-1.

If the CSEL signal transmitted from the micom is in the low state, the inverter 402-1 inverts the low signal and outputs it as the high signal. Even when the jumper 102-1 is not linked to any of the pins 41, 42, 43, 44, 45 and 46 in Fig. 4, the control signals to the third and fourth buffers 402-2 and 402-3 are each in the high state
20 such that the third and fourth buffers 402-2 and 402-3 are turned on.

Accordingly, the high signal as the output signal of the inverter 402-1 is input to the logic mismatching gate 401-2 via the third buffer 402-2 and the fourth buffer 402-3 that are turned on. The logic mismatching gate 401-2 which is a NOR gate inputs the high signal as output by the fourth buffer 402-3 and the low (or grounded)
25 signal of the SL pin 44 and outputs the low signal. Therefore, when the CSEL signal transmitted from the micom is the low signal, the disc drive 100 is detected as the MA drive even when the jumper 102-1 is not linked to any of the pins 41, 42, 43, 44, 45 and 46 (step 507 of Fig. 5).

Alternatively, if the CSEL signal transmitted from the micom is in the high state, the inverter 402-1 inverts the high signal and outputs it as the low signal.
30 Even when the jumper 102-1 is not linked to any of the pins 41, 42, 43, 44, 45 and 46 in Fig. 4, the control signals to the third and fourth buffers 402-2 and 402-3 are each in the high state such that the third and fourth buffers 402-2 and 402-3 are turned on. Therefore, the low signal as the output signal of the inverter 402-1 is

input to the logic mismatching gate 401-2 via the third buffer 402-2 and the fourth buffer 402-3 that are turned on.

5 The logic mismatching gate 401-2 which is a NOR gate inputs the low signal as output by the fourth buffer 402-3 and the low (or grounded) signal of the SL pin 44 and outputs the high signal. Therefore, when the CSEL signal transmitted from the micom is the high signal, the disc drive 100 is detected as the SL drive even when the jumper 102-1 is not linked to any of the pins 41, 42, 43, 44, 45 and 46 (step 507 of Fig. 5).

10 In this manner, gates such as buffers 400-1, 401-1, 402-2, and 402-3 and logic gates 401-2 and 402-1 are used within the disc drive detection circuit of Fig. 4 for reliably detecting the state of the disc drive. Such a disc drive detection circuit detects for the state of the disc drive from the cable select signal CSEL even when the jumper 102-1 is open due to user error or because the jumper is missing. On the other hand, the jumper 102-1 that is present dictates the state of the disc drive
15 when the jumper 102-1 is set to indicate that the disc drive is in the master state or the slave state. Furthermore, the cable select signal CSEL is used to dictate the state of the disc drive when the jumper 102-1 is present and is set to indicate that the disc drive is in the cable select state.

20 The foregoing is by way of example only and is not intended to be limiting. For example, the disc drive detection circuit of Fig. 4 may be implemented with other types of gating elements than the buffers and logic gates used in the example embodiment of Fig. 4. The buffers 400-1, 401-1, 402-2, and 402-3 may be generalized to any type of controlled gating elements, such as switches for an alternative example. Thus, it should be understood by those of ordinary skill in the
25 art that various changes in form and details may be made without departing from the spirit and scope of the present invention as defined by the following claims.